Hardware Constructions for Error Detection in Lightweight Welch-Gong (WG)-Oriented Streamcipher WAGE Benchmarked on FPGA

JASMIN KAUR, (Student Member, IEEE), AUSMITA SARKER, (Student Member, IEEE), MEHRAN MOZAFFARI KERMANI, (Senior Member, IEEE), AND REZA AZARDERAKHSH, (Member, IEEE)

Jasmin Kaur, Ausmita Sarker, and Mehran Mozaffari Kermani are with the Department of Computer Science and Engineering, University of South Florida, Tampa, FL 33620 USA
Reza Azarderakhsh is with the Department of Computer and Electrical Engineering and Computer Science, Florida Atlantic University, Boca Raton, FL 33431 USA

ABSTRACT Providing an acceptable level of security at low cost becomes a challenge in embedded systems that have limited resources, e.g., Internet of Things application devices. Lightweight cryptography aims to overcome this challenge by adopting security measures which are well suited for resource-constrained usage models. As we move towards standardizing the approach for lightweight cryptography, several cipher implementations were proposed to NIST, out of which WAGE is one of the algorithms advanced to the next round. WAGE is a 259-bit lightweight stream cipher that derives its cryptographic properties from the WG stream cipher and is designed to provide Authenticated Encryption with Associated Data (AEAD) in hardware implementation. In this article, we present error detection schemes for the nonlinear sub-blocks of WAGE cipher for secure implementations of the cipher on hardware. The proposed signature-based error detection schemes are platform oblivious. Derivations for signature and interleaved signature schemes for both logic- and LUT-based implementations are presented for the 7-bit S-Box and Welch- Gong permutation (WGP) of WAGE. The presented schemes are evaluated for error coverage and are benchmarked on field-programmable gate array (FPGA) which show acceptable overheads and practical error coverage.

INDEX TERMS Concurrent error detection (CED), field-programmable gate array (FPGA), multi-bit upsets (MBU)

I. INTRODUCTION Lightweight cryptography utilizes symmetric-key cryptography to provide acceptable level of security to highly resource-constrained applications, e.g., Internet of Things devices, sensor networks, RFID tags, and constrained communication nodes. Stream ciphers are symmetric ciphers that function on a data stream bit by bit and are often used in applications where the plaintext input length is unknown or is continuous. These ciphers are especially beneficial to resource-constrained applications for their simplicity, low area, and power consumption. However, cryptanalysis has shown that most of the available stream ciphers are weak against algebraic and side-channel attacks. In the research work of [1], differential fault analysis (DFA) using random faults was successfully mounted on stream ciphers. Therefore, lightweight stream ciphers with good cryptographic properties are required for practical applications.

WAGE [2] is a 259-bit lightweight stream cipher, based on the initialization step of the WG stream cipher [3], [4]. It works in a unified duplex sponge operation [5]–[7] to provide efficient AEAD for hardware implementations of the cipher. The WAGE-AEAD algorithm consists of two parts: Authenticated encryption and verified decryption algorithms. We note that WAGE-AEAD shows acceptable security margins (128-bit security for a 128-bit key and nonce), however its vulnerability to active fault analysis attacks needs to be thwarted for lightweight cryptography. For example, attackers can exploit statistical fault attacks (SFA) [8], where the ciphertext is manipulated through fault injection, to recover the key even with authenticated encryption. This motivates us to take measures to make the WAGE implementations more secure against fault attacks as well as natural VLSI defects.

Error detection schemes [9]–[11] detect the cryptographic hardware implementations against errors. These approaches
can detect either natural (caused due to manufacturing defects) or maliciously injected faults (biased or adjacent multi-bit upsets, i.e., multi-bit upsets (MBU), by intelligent adversaries). For example, in authenticated encryption schemes, both the authentication and encryption capabilities could be compromised due to natural faults, reducing their reliability. Parity-based error detection has been utilized in lightweight ciphers, due to its high error coverage and low overheads in hardware implementations. Limited work is performed on error detection of lightweight cryptography. The work of [12] explores error detection on concurrent error detection (CED) on transient faults, whereas the work of [13] computes CED on Speck and Simon. This paper, for the first time, proposes error detection schemes for the nonlinear sub-blocks of WAGE. The contributions of this paper are as follows:

- To the best of authors’ knowledge, this is the first work that proposes logic-gate and look-up table (LUT) based error detection schemes for the hardware implementations of WAGE cipher. We implement the proposed schemes in the nonlinear layer of WAGE and aim to harden the architecture of WAGE against error injection.
- The presented single/interleaved signature schemes are tailored to detect single-event upsets (SEU) and adjacent MBU, respectively. Such schemes do not undermine the performance and implementation metrics of the original design impractically, providing high fault coverage with acceptable overheads.
- Using closed formulations, we also present the logic gate variants of the nonlinear sub-blocks of WAGE. Through the variants and the proposed error detection schemes, we aim to detect errors in VLSI implementations with low overhead for resource-constrained applications.
- The proposed schemes are benchmarked on field-programmable gate array (FPGA) hardware platform to confirm the achieved objectives. Since the proposed approaches are platform oblivious, we expect similar overheads on the application-specific integrated circuit (ASIC) hardware platform. Error coverage simulations have also been performed to show the high error coverage of the proposed schemes.

The paper is organized as follows: In Section II, we discuss preliminaries describing the functionality of WAGE. In Section III, the proposed error detection schemes are explained. In Section IV, we present the error simulations and FPGA implementations, along with conclusion in Section V.

II. PRELIMINARIES

WAGE [2] is a 259-bit iterative permutation cipher designed as a tweaked version of the initialization phase of the WG [3]. It is divided into two parts: The authenticated encryption algorithm (WAGE-E) and the verified decryption algorithm (WAGE-D). Both of these are symmetrical in application, and each mode takes in a k-bit sized key K, a public message number N (nonce) of n-bits, a block header associated data (AD) along with an m-bit plaintext M (encryption mode) or a ciphertext C (decryption mode). The output of WAGE-E is an authenticated ciphertext C and an authentication tag of size t-bits. WAGE-D outputs the plaintext M if the associated tag is verified or an error symbol otherwise. The AEAD algorithm processes an r-bit data per call of WAGE which is parameterized by the input key K.

The round function of WAGE consists of two nonlinear 7-bit WGs, four nonlinear 7-bit S-Boxes, and a linear feedback shift register. The internal state $IS$ of WAGE permutation ($IS = (IS_{30},…, IS_{0})$) consists of 37 stages. It operates over the finite field $\mathbb{F}_{2^7}$, defined using the primitive polynomial $f(x) = x^7 + x^3 + x^2 + x + 1$. Polynomial basis $P_{\beta} = \{1, \omega, \omega^2, \omega^3, \omega^4, \omega^5, \omega^6\}$ is used to represent the elements of the finite field, where an element $\alpha \in \mathbb{F}_{2^7}$, with vector representation as $[\alpha]_{P_{\beta}} = (\alpha_0, \alpha_1, \alpha_2, \alpha_3, \alpha_4, \alpha_5, \alpha_6)$ is given by: $\alpha = \sum_{i=0}^{6} \alpha_i \omega^i, \alpha_i \in \mathbb{F}_2$.

The WAGE LFSR is defined by the following feedback polynomial:

\[ g(y) = \omega^{32} + \omega^{31} + \omega^{30} + \omega^{26} + \omega^{24} + \omega^{19} + \omega^{13} + \omega^{12} + \omega^8 + \omega^6 + \omega. \]

and the linear feedback $LFB$ is computed as: $LFB = IS_{31} \oplus IS_{30} \oplus IS_{26} \oplus IS_{24} \oplus IS_{19} \oplus IS_{13} \oplus IS_{12} \oplus IS_{8} \oplus IS_{6} \oplus (\omega \oplus IS_{0})$.

The decimated Welch-Gong permutation (WGP) over $\mathbb{F}_{2^7}$ is defined as: $WGP(x^d) = (x^d + 1)^{33} + (x^d + 1)^{39} + (x^d + 1)^{41} + (x^d + 1)^{104}, x \in \mathbb{F}_{2^7}$, where the decimation d is given as $gcd(d, 2^m - 1) = 1$, and uses the value $d = 13$.

The iterations of the lightweight 7-bit S-Box with input vector $m$ such that $m = (m_0, m_1, m_2, m_3, m_4, m_5, m_6)$, are mathematically defined as:

\[ (m_0, m_1, \ldots, m_6) \leftarrow R^5(m_0, m_1, \ldots, m_6) \]

\[ (m_0, m_1, \ldots, m_6) \leftarrow Q(m_0, m_1, \ldots, m_6) \]

followed by updating the values of $m_0$ and $m_2$ as $m_0 \leftarrow m_0 \oplus 1$ and $m_2 \leftarrow m_2 \oplus 1$. Here, $R = P \circ Q$ denotes one round of the S-Box, where $P(m_0, m_1, m_2, m_3, m_4, m_5, m_6) = (m_6, m_3, m_0, m_4, m_2, m_5, m_1)$, and $Q(m_0, m_1, m_2, m_3, m_4, m_5, m_6) = (m_0 \oplus (m_2 \land m_3), m_1, m_2, m_3 \oplus (m_5 \land m_6), m_4, m_5 \oplus (m_2 \land m_4), m_6)$.

Throughout the paper, the symbols $\oplus$, $\lor$, $\land$ and the bar represent bit-wise XOR, OR, AND, and NOT operations, respectively.

III. PROPOSED ERROR DETECTION ARCHITECTURES

In this section, the efficient and overhead-aware error detection schemes for the nonlinear layer of WAGE (Figure 1) are presented. In the hardware implementations, two variants of the nonlinear layer of WAGE can be utilized: logic-based or LUT-based. Our contribution to the error detection schemes is in two parts, i.e., for both logic gate-based and LUT-based variants of the nonlinear layer of WAGE. The former is better for ASIC implementations of the cipher as register units are costly in ASIC, while the latter is better for the FPGA-
based implementations where memory units such as LUTs can be utilized. Signatures, e.g., interleaved or single/multi-
ple parity bits, represent stored data efficiently. In our pro-
posed CED schemes for the WGP and S-Box of WAGE, the
signatures are computed via modulo-2 addition using the
input and output vectors of the said components. For one-bit
signature, the output bits are modulo-2 added with each other
(one-bit) while the interleaved signatures are computed by
separately performing the modulo-2 addition of odd bits and
even bits of the output vector. Both the error flags \(ef_1\) and
\(ef_2\) in Figure 1 have either one or two outputs for one bit sig-
nature and interleaved signatures, respectively. The predicted
parity uses the input vectors and is either stored within a
LUT or computed using logic equations, while the actual par-
ity is computed using modulo-2 addition of the interleaved
bits of the output vectors. The two parities are then compared
with each other to generate the error flags which give an out-
put of \(0\) if a bit-error is detected or an output of \(0\) other-
wise. Detailed equations for logic-gate based implementation
of the S-box and WGP are presented in this section.

A. PROPOSED SIGNATURE-BASED SCHEMES FOR WGP

The hexadecimal representation of WGP of WAGE is given
in Table 1. WGP takes its cryptographic properties from the
WG permutation and transformations [4]. A decimated WGP

TABLE 1. LUT representation of the WGP of WAGE in hexadecimal form.

<table>
<thead>
<tr>
<th>00</th>
<th>12</th>
<th>0A</th>
<th>4B</th>
<th>66</th>
<th>0C</th>
<th>48</th>
<th>73</th>
<th>79</th>
<th>3E</th>
<th>61</th>
<th>51</th>
<th>01</th>
<th>15</th>
<th>17</th>
<th>0E</th>
</tr>
</thead>
<tbody>
<tr>
<td>7E</td>
<td>33</td>
<td>68</td>
<td>36</td>
<td>42</td>
<td>35</td>
<td>37</td>
<td>5E</td>
<td>53</td>
<td>4C</td>
<td>3F</td>
<td>54</td>
<td>58</td>
<td>6E</td>
<td>56</td>
<td>2A</td>
</tr>
<tr>
<td>1D</td>
<td>25</td>
<td>6D</td>
<td>65</td>
<td>5B</td>
<td>71</td>
<td>2F</td>
<td>20</td>
<td>06</td>
<td>18</td>
<td>29</td>
<td>3A</td>
<td>0D</td>
<td>7A</td>
<td>6C</td>
<td>1B</td>
</tr>
<tr>
<td>19</td>
<td>43</td>
<td>70</td>
<td>41</td>
<td>49</td>
<td>22</td>
<td>77</td>
<td>60</td>
<td>4F</td>
<td>45</td>
<td>55</td>
<td>02</td>
<td>63</td>
<td>47</td>
<td>75</td>
<td>2D</td>
</tr>
<tr>
<td>40</td>
<td>46</td>
<td>7D</td>
<td>5C</td>
<td>7C</td>
<td>59</td>
<td>26</td>
<td>0B</td>
<td>09</td>
<td>03</td>
<td>57</td>
<td>5D</td>
<td>27</td>
<td>78</td>
<td>30</td>
<td>2E</td>
</tr>
<tr>
<td>44</td>
<td>52</td>
<td>3B</td>
<td>08</td>
<td>67</td>
<td>2C</td>
<td>05</td>
<td>6B</td>
<td>2B</td>
<td>1A</td>
<td>21</td>
<td>38</td>
<td>07</td>
<td>0F</td>
<td>4A</td>
<td>11</td>
</tr>
<tr>
<td>50</td>
<td>6A</td>
<td>28</td>
<td>31</td>
<td>10</td>
<td>4D</td>
<td>5F</td>
<td>72</td>
<td>39</td>
<td>16</td>
<td>5A</td>
<td>13</td>
<td>04</td>
<td>3C</td>
<td>34</td>
<td>1F</td>
</tr>
<tr>
<td>76</td>
<td>1E</td>
<td>14</td>
<td>23</td>
<td>1C</td>
<td>32</td>
<td>4E</td>
<td>7B</td>
<td>24</td>
<td>74</td>
<td>7F</td>
<td>3D</td>
<td>69</td>
<td>64</td>
<td>62</td>
<td>6F</td>
</tr>
</tbody>
</table>

is used to provide high nonlinearity and low differential uni-
formity. The finite-field \(\mathbb{F}_{2^7}\) is chosen for the WGP for
low hardware overhead and for low software complexity. The
formulations are based on the input \((\mu = (\mu_0, \mu_1, \mu_2,
\mu_3, \mu_4, \mu_5, \mu_6))\), and output \((v = (v_0, v_1, v_2,
v_3, v_4, v_5, v_6))\) vectors of WGP. For example, for the input value
\((01)_{16} = (0000001)_{2}\) to the WGP, the corresponding output value
of \((12)_{16} = (0010010)_{2}\) will have one-bit parity as 0 while its
interleaved parities will be (1,1). The one-bit signature \((\hat{\rho}_0)\)
and interleaved signatures \((\hat{\rho}_1, \hat{\rho}_2)\) of the WGP for the LUT-
base approach are shown in Tables 2 and 3, and are stored
along with the LUT of WGP.

B. PROPOSED SIGNATURE-BASED SCHEMES FOR THE S-BOX

Similar to WGP, the hexadecimal form of the S-Box of
WAGE is shown in Table 4, which is computed as explained
in Section II. The nonlinear transformations \(Q\) of the S-Box
were chosen such that they differed across all 7! (5040) bit
permutations \(P\) and had hardware efficiency. This ensured
that the S-Box had good nonlinearity and differential uniformity
with small hardware cost.

For the input \(m = (m_0, m_1, m_2, m_3, m_4, m_5, m_6)\) and output
\(n = (n_0, n_1, n_2, n_3, n_4, n_5, n_6)\), the equations for the logic-
gate based implementation of S-Box, along with signature
and interleaved signature bits for the LUT-based schemes
are derived. Tables 5 and 6 show the one-bit signature ($\bar{p}_0$) and interleaved signatures ($\bar{p}_1$, $\bar{p}_2$) in row-major, corresponding to each 7-bit element of the S-Box for the LUT-based approach. For the LUT-based approach, the predicted signatures of the S-Box are computed and stored as explained for WGP above.

### C. DERIVED FORMULATIONS

For the the input vectors ($\mu = (\mu_0, \mu_1, \mu_2, \mu_3, \mu_4, \mu_5, \mu_6)$) and ($m = (m_0, m_1, m_2, m_3, m_4, m_5, m_6)$), the following notation will be used in the equations for the sake of brevity. These are shown in the table below, where as seen, we use either numbers or numbers with bars to show the inputs of inverted versions:

<table>
<thead>
<tr>
<th>$\mu_0/m_0 = 0$</th>
<th>$\mu_1/m_1 = 1$</th>
<th>$\mu_2/m_2 = 2$</th>
<th>$\mu_3/m_3 = 3$</th>
<th>$\mu_4/m_4 = 4$</th>
<th>$\mu_5/m_5 = 5$</th>
<th>$\mu_6/m_6 = 6$</th>
</tr>
</thead>
</table>

**WGP Derivations.** For the the input ($\mu = (\mu_0, \mu_1, \mu_2, \mu_3, \mu_4, \mu_5, \mu_6)$) and output ($v = (v_0, v_1, v_2, v_3, v_4, v_5, v_6)$) vectors of the WGP, the low complexity equations for the logic-gate based variants, along with signature and interleaved signature for the LUT-based approach are derived as follows:

$v_0 = (245)(3 \oplus 0) \lor (35)(06 \oplus 1)(64 \oplus 4) \lor (04)$

$x(1623) \lor (2456)(01 \oplus 1) \lor (01235)$

$\lor (46)(23)(04 \oplus 4) \lor (12)(034056) \lor (235)$

$\lor (0161)(35146026) \lor (45)(0120136)$

$\lor (3)(0010)(015) \lor (0145)$

$v_1 = (056)(4143) \lor (124) \lor (0456)(233) \lor (02)$

$\lor (3406)(36) \lor (1623)(64) \lor (0120) \lor (234)$

$\lor (234)(234) \lor (0134)(65) \lor (13)(45602)$

$\lor (45)(1603)(012023) \lor (015)(246234)$

$\lor (35)(026016) \lor (026)(41) \lor (245)(136136)$

**TABLE 3.** Interleaved-signature ($\bar{p}_1$, $\bar{p}_2$) of the WGP of WAGE.

<table>
<thead>
<tr>
<th>0,0</th>
<th>1,1</th>
<th>0,0</th>
<th>1,0</th>
<th>0,1</th>
<th>1,0</th>
<th>1,0</th>
<th>1,0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1,1</td>
<td>0,1</td>
<td>0,0</td>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
</tr>
<tr>
<td>1,1</td>
<td>0,1</td>
<td>1,1</td>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
</tr>
<tr>
<td>0,1</td>
<td>0,1</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
</tr>
<tr>
<td>1,0</td>
<td>0,1</td>
<td>0,0</td>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
</tr>
<tr>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
</tr>
<tr>
<td>1,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
</tr>
</tbody>
</table>

**TABLE 4.** LUT representation of the 7-bit S-Box of WAGE in hexadecimal form.

<table>
<thead>
<tr>
<th>2E</th>
<th>1C</th>
<th>6D</th>
<th>2B</th>
<th>35</th>
<th>07</th>
<th>7F</th>
<th>3B</th>
<th>28</th>
<th>08</th>
<th>0B</th>
<th>5F</th>
<th>3I</th>
<th>11</th>
<th>1B</th>
<th>4D</th>
</tr>
</thead>
<tbody>
<tr>
<td>6E</td>
<td>54</td>
<td>0D</td>
<td>09</td>
<td>1F</td>
<td>45</td>
<td>75</td>
<td>53</td>
<td>6A</td>
<td>5D</td>
<td>61</td>
<td>00</td>
<td>04</td>
<td>78</td>
<td>06</td>
<td>1E</td>
</tr>
<tr>
<td>37</td>
<td>6F</td>
<td>2F</td>
<td>49</td>
<td>64</td>
<td>34</td>
<td>7D</td>
<td>19</td>
<td>39</td>
<td>33</td>
<td>43</td>
<td>57</td>
<td>60</td>
<td>62</td>
<td>13</td>
<td>05</td>
</tr>
<tr>
<td>77</td>
<td>47</td>
<td>4F</td>
<td>4B</td>
<td>1D</td>
<td>2D</td>
<td>24</td>
<td>48</td>
<td>74</td>
<td>58</td>
<td>25</td>
<td>5E</td>
<td>5A</td>
<td>76</td>
<td>41</td>
<td>42</td>
</tr>
<tr>
<td>27</td>
<td>3E</td>
<td>6C</td>
<td>01</td>
<td>2C</td>
<td>3C</td>
<td>4E</td>
<td>4A</td>
<td>21</td>
<td>2A</td>
<td>0A</td>
<td>55</td>
<td>3A</td>
<td>38</td>
<td>18</td>
<td>7E</td>
</tr>
<tr>
<td>0C</td>
<td>63</td>
<td>67</td>
<td>56</td>
<td>50</td>
<td>7C</td>
<td>32</td>
<td>7A</td>
<td>68</td>
<td>02</td>
<td>6B</td>
<td>17</td>
<td>7B</td>
<td>59</td>
<td>71</td>
<td>0F</td>
</tr>
<tr>
<td>30</td>
<td>10</td>
<td>22</td>
<td>3D</td>
<td>40</td>
<td>69</td>
<td>52</td>
<td>14</td>
<td>36</td>
<td>44</td>
<td>46</td>
<td>03</td>
<td>16</td>
<td>65</td>
<td>66</td>
<td>72</td>
</tr>
<tr>
<td>12</td>
<td>0E</td>
<td>29</td>
<td>4A</td>
<td>4C</td>
<td>70</td>
<td>15</td>
<td>26</td>
<td>79</td>
<td>51</td>
<td>23</td>
<td>3F</td>
<td>73</td>
<td>5B</td>
<td>20</td>
<td>5C</td>
</tr>
</tbody>
</table>
### TABLE 6. Interleaved-signature $\langle \rho_1, \rho_2 \rangle$ of the 7-bit S-Box of WAGE.

<table>
<thead>
<tr>
<th>1,1</th>
<th>0,1</th>
<th>1,0</th>
<th>1,1</th>
<th>0,1</th>
<th>1,0</th>
<th>0,0</th>
<th>0,1</th>
<th>0,0</th>
<th>0,0</th>
<th>0,0</th>
<th>1,1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0,1</td>
<td>1,0</td>
<td>0,1</td>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>0,1</td>
<td>1,1</td>
<td>1,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,0</td>
</tr>
<tr>
<td>1,0</td>
<td>1,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,1</td>
<td>0,0</td>
<td>0,0</td>
<td>1,1</td>
<td>0,0</td>
<td>0,0</td>
<td>0,1</td>
<td>0,1</td>
</tr>
<tr>
<td>0,0</td>
<td>1,1</td>
<td>1,0</td>
<td>0,0</td>
<td>1,1</td>
<td>1,0</td>
<td>0,0</td>
<td>1,1</td>
<td>1,1</td>
<td>0,1</td>
<td>0,1</td>
<td>1,1</td>
</tr>
<tr>
<td>0,0</td>
<td>0,1</td>
<td>0,0</td>
<td>1,0</td>
<td>1,0</td>
<td>0,0</td>
<td>0,0</td>
<td>1,1</td>
<td>1,1</td>
<td>0,0</td>
<td>0,0</td>
<td>1,1</td>
</tr>
<tr>
<td>1,1</td>
<td>0,0</td>
<td>0,1</td>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,1</td>
<td>1,1</td>
<td>0,1</td>
<td>1,1</td>
<td>1,1</td>
</tr>
<tr>
<td>1,1</td>
<td>1,0</td>
<td>0,0</td>
<td>1,0</td>
<td>1,0</td>
<td>0,0</td>
<td>0,0</td>
<td>1,1</td>
<td>1,1</td>
<td>0,0</td>
<td>0,0</td>
<td>1,1</td>
</tr>
<tr>
<td>1,1</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,0</td>
<td>1,1</td>
<td>1,0</td>
<td>1,1</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
<td>0,0</td>
</tr>
</tbody>
</table>

$\nu_2 = (026)((135 \lor 45) \lor (5)(0246 \lor 0246) \lor (245)(6 \lor 0) \lor 0 \lor 1) \lor (25)(0(3 \lor 1)(3 \lor 4) \lor 0134) \lor (35)$

$\nu_3 = (25)(3 \lor 4)(3 \lor 6) \lor (234)(6 \lor 1)(6 \lor 5) \lor (456)$

$\nu_4 = (0125)(3 \lor 4)(3 \lor 6) \lor (0123)(6 \lor 4)(6 \lor 5) \lor (24)$

$\nu_5 = (0134)(25 \lor 6) \lor (123)(05 \lor 046) \lor (456)(12 \lor 03)$

$\nu_6 = (0245)(1 \lor 6) \lor (025)(346 \lor 346) \lor (246)$

$\rho_0 = (0135)(2 \lor 4) \lor (023)(45 \lor 14) \lor (35)$

$\rho_1 = (6 \lor 0)(6 \lor 1)(6 \lor 2)(6 \lor 3)(6 \lor 4)(6 \lor 5) \lor (5)$
\[ \begin{align*}
\rho_2 &= (1245)(3 \oplus 6) \lor (3456)(0 \oplus 1) \lor (13)(0 \oplus 2)(0 \oplus 4) \\
&\lor (3456)(0 \oplus 2) \lor (345)(026 \lor 026) \lor (26)(35 \lor 14) \\
&\lor (246)(013 \lor 03) \lor (025)(134 \lor 146) \lor (0156) \\
&\times (3 \lor 4) \lor (34)(015 \lor 016) \lor (23)(1 \lor 0)(1 \lor 5) \\
&\lor (0125)(6 \lor 4) \lor (136)(25 \lor 05).
\end{align*} \]

**S-Box Derivations.**

For the input \( (m = (m_0, m_1, m_2, m_3, m_4, m_5, m_6)) \) and output \( (n = (n_0, n_1, n_2, n_3, n_4, n_5, n_6)) \) vectors of the 7-bit S-Box of WAGE, the low complexity equations for the logic-gate based variants, along with signature and interleaved signature for the LUT-based approach are derived as follows:

\[ \begin{align*}
n_0 &= (125)(3 \oplus 6) \lor (026)(1 \oplus 5) \lor (012)(3 \oplus 6) \lor (5) \\
&\times (123)(0 \lor 4) \lor 01234 \lor (16)(0 \oplus 3)(0 \lor 4) \lor (012) \\
&\times (3 \lor 4) \lor (6)(1 \lor 4)(1 \lor 2)(1 \lor 3) \lor (145)(0 \lor 3) \\
&\lor (25)(0 \lor 4) \lor (05)(2346 \lor 1236) \lor (13)(056 \lor 25)
\end{align*} \]

\[ \begin{align*}
n_1 &= (0145)(2 \lor 3) \lor (25)(0134 \lor 013) \lor (25)(0 \lor 1) \\
&\lor (046)(2 \lor 3) \lor (6)(0 \lor 2)(0 \lor 3) \lor 234 \lor 025 \\
&\lor (456)(0 \lor 2) \lor (356)(0 \lor 4) \lor (01)(356 \lor 256) \\
&\lor (456)(023 \lor 13)
\end{align*} \]

\[ \begin{align*}
n_2 &= (146)(0 \lor 2)(0 \lor 3) \lor (1246)(0 \lor 3) \lor (1246)(0 \lor 5) \\
&\lor (0345)(1 \lor 2)(1 \lor 6) \lor (01345)(2 \lor 6) \lor (14) \\
&\times (56 \lor 236) \lor (0146 \lor 146)(3 \lor 2)(3 \lor 5) \lor (5) \\
&\times (6 \lor 1)(6 \lor 2)(6 \lor 3)(6 \lor 4) \lor (25)(1 \lor 4)(1 \lor 3) \\
&\times (1 \lor 6) \lor (146)(2 \lor 3) \lor (046)(2 \lor 3)(2 \lor 5) \\
&\lor (46)(5 \lor 2)(5 \lor 3) \lor (046)(1 \lor 2)(1 \lor 3)(1 \lor 5)
\end{align*} \]

\[ \begin{align*}
n_3 &= (1236)(0 \lor 4) \lor (3456)(0 \lor 2) \lor (56)(0 \lor 4)(0 \lor 2) \\
&\times (0 \lor 3) \lor (24)(1 \lor 5)(1 \lor 6) \lor (56)(1 \lor 3)(1 \lor 4) \\
&\lor 6(0 \lor 2)(0 \lor 3)(0 \lor 4) \lor (12)(0 \lor 4) \lor (0256) \\
&\times (14 \lor 13) \lor (013)(456 \lor 45) \lor (123)(45 \lor 456) \\
&\lor (035)(4 \lor 2) \lor (46)(01 \lor 123) \lor (12)(456 \lor 56)
\end{align*} \]

\[ \begin{align*}
n_4 &= (26)(0 \lor 5)(0 \lor 1)(0 \lor 4) \lor (0 \lor 1)(0 \lor 4) \lor (0 \lor 4) \\
&\times (1 \lor 4) \lor (3 \lor 5)(1246 \lor 146) \lor (5 \lor 6)(123) \\
&\lor (03)(356)(02 \lor 01) \lor (012)(3 \lor 5 \lor 6) \lor (356) \lor (14 \lor 124)
\end{align*} \]

\[ \begin{align*}
n_5 &= (3456)(0 \lor 2) \lor (05)(2 \lor 1)(2 \lor 3)(2 \lor 6) \lor (345) \\
&\times (12 \lor 126)(4 \lor 5)(1 \lor 5)(5 \lor 2)(5 \lor 3) \lor (036) \\
&\times (4 \lor 5) \lor (014)(2 \lor 5)(2 \lor 6) \lor (014)(236 \lor 235) \\
&\lor (0126)(3 \lor 5) \lor (5)(3 \lor 0)(3 \lor 2)(3 \lor 6) \lor (56) \\
&\times (134 \lor 124)(0 \lor 134)(5 \lor 6) \lor (014)(56 \lor 25) \\
&\lor (23)(014 \lor 015)
\end{align*} \]

\[ \begin{align*}
n_6 &= (02)(1 \lor 4 \lor 5) \lor (12456)(0 \lor 3) \lor (025)(1 \lor 4) \\
&\times (1 \lor 6) \lor (03456)(45)(2 \lor 6) \lor (156)(03 \lor 023) \\
&\lor (03)(15 \lor 14) \lor (023)(14 \lor 15) \lor (02345)
\end{align*} \]
\[ p_2 = ((0145) \lor (0146))(2 \lor 3) \lor (0235)(1 \lor 4) \lor (0135) \times (2 \lor 6) \lor (1456)(2 \lor 3) \lor (012346) \lor (02) \times (145 \lor 36) \lor (06)(245 \lor 125) \lor (1) \times ((2 \lor 3)(2 \lor 4)(2 \lor 5)(2 \lor 6)) \lor (145)(036 \lor 026) \lor (0123)(5 \lor 4) \lor (5)(1236 \lor 1234) \lor (256) \lor (014 \lor 034) \lor (36)(024 \lor 014). \]

IV. ERROR COVERAGE AND FPGA BENCHMARK

This section presents the error coverage and overhead benchmark of the proposed error detection schemes. Often, in fault attacks, the intelligent adversaries repeatedly compare the faulty and non-faulty outputs to get the sub-keys and eventually the secret key. In the work of [1], DFA on WG-l ciphers (where \( l = 7, 8, 16, 29 \) refers to the different key length bits) were implemented and verified. Here, the six randomly placed faults are injected into the IS, and the secret key is recovered by comparing faulty while non-faulty keystreams once the locations and values of the injected faults are determined. As discussed in [8], SFAs are preferred for the Aead ciphers where the nonce is mixed with the key in the initialization phase. Here, the attacker relies on biased fault models to manipulate a bit or a byte of the IS. The generated faulty ciphertexts are then compared to the non-faulty ciphertexts, through which the secret key can be recovered. Even with added security measures, since WAGE uses both Aead and WG-7 transformation, it could potentially be vulnerable to SFAs and DFAs.

A. FAULT MODEL

Our proposed error detection schemes are designed to detect a number of faults due to the nature of the proposed signature-based schemes such as stuck-at faults, single-event upsets, single-byte double-bit upset, single-byte triple bit upset (SBTBU), other single byte (OSB) faults, and MBU. Specifically, SEUs and SBTBUs are detected fully through parities. Generally, single-bit stuck-at models are considered for fault attacks (malicious fault injections). As injecting single-stuck-at faults becomes costly (due to technological constraints), therefore multi-bit stuck-at faults are often preferred by adversaries. A stuck-at-fault model (both single and multiple) replicates both natural and malicious faults and therefore is chosen as the base model for error simulations performed. Commonly, we notice SEU and MBU more often and widespread, but adjacent MBU could also occur. However, in this work, we focus on SEU and MBU, for simulating our error detection schemes. For the error coverage simulations, we have considered a permanent fault model (both the single and multiple stuck-at faults) to cover natural and malicious (biased) fault injections at the RTL level.

<table>
<thead>
<tr>
<th>Fault</th>
<th>Detected</th>
<th>Error Coverage</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEU</td>
<td>24,603</td>
<td>98.41%</td>
</tr>
<tr>
<td>MBU</td>
<td>24,605</td>
<td>98.42%</td>
</tr>
</tbody>
</table>

B. ERROR SIMULATION AND COVERAGE

The error coverage of the proposed schemes for both permanent and transient faults is evaluated using VHDL simulations. As interleaved parities help in detection of random and adjacent MBU (which are more realistic to consider for the attackers than the costly single faults) as well as a high percentage of the SBTBUs and OSBs, we leveraged this nature of interleaved parity and injected multi-bit faults for our error simulation. To simulate permanent fault injection, a faulty module is placed at the output of the non-linear S-Box and WGP, which forces the outgoing bits to either 1 or 0. As the simulation is run, the error flags of both S-Box and WGP components are monitored to determine the error coverage of the presented schemes.

The simulations were performed for 25,000 SEU (one-bit) and MBUs for both the presented schemes, in all modules of S-Boxes and WGP, the results for which are shown in Table 7. As our focus is stuck-at faults, we injected permanent stuck-at one faults for 25,000 cases (multi-bit upset) and our error coverage is 99.98 percent for interleaved parity. On the contrary, after injecting SEU and simulating for 25,000 cases, our error coverage is 98.10 percent for interleaved scheme. The high error coverage of the presented schemes makes mounting fault attacks more difficult due to a high error coverage. One can harden the comparators (i.e., error flags in our schemes), which will make them immune to faults.

C. FPGA IMPLEMENTATION

The overhead benchmarks of the proposed schemes, implemented for nonlinear S-Box and WGP of WAGE cipher, are presented in Table 8. The FPGA implementation has been performed on the device (xc7a200tbfv484-3) of Xilinx Artix-7 FPGA family. Xilinx Vivado version 2018.3 has been used for performance and implementation metrics derivations. The results of our implementations for the logic-gate based and LUT-based variants have been implemented using VHDL by modifying the RTL code provided in [2]. For the LUT-based variant of our proposed schemes, the memory units (LUTs) presented in FPGAs can be utilized without any additional

The RTL codes can be provided upon request by emailing any of the authors. The codes contain the formulations provided in the paper and the numbers shown Table 8 are after adding the registers and optimizations.
circuitry, hence providing us with overheads similar to the original design implementation at the cost of slightly higher delay overhead. However, the area and delay overheads for logic implementation are higher due to combinatorial logic but with negligible power overhead. While our schemes are the first work in the field to detect errors on stream cipher WAGE, for qualitative comparison, let us compare the overheads by considering existing work on block ciphers. The authors in [12] propose fault detection schemes for block cipher SIMON, which incur 30.137 and 3.330 percent area and delay overhead, respectively. Moreover, the area and throughput overhead in the methods presented in [13] are 14.33 percent for the parity prediction scheme of ChaCha, a well known stream cipher. Such research work on classical cryptography proves our error detection schemes achieve acceptable overhead with more than 99 percent error coverage.

Our presented schemes can easily be implemented on other FPGA families as well as ASIC designs with similar overheads. The proposed approaches are also designed to provide VLSI error detection through using logic gate-based implementation as they do not require costly memory units suited for ASIC implementations. From the tabulated results, it is shown that the proposed schemes provide high error coverage while incurring acceptable overhead costs making hardware implementations of WAGE more reliable.

V. CONCLUSION

This paper proposes error detection schemes for the nonlinear sub-blocks of the lightweight stream cipher WAGE for the first time. The signature based error detection schemes are derived and implemented using both logic gate-based and LUT-based variants for the nonlinear S-Box and WGP operations of WAGE. The derived one-bit signature and interleaved signature are capable of detecting both single-event upsets and multi-bit upsets, hence providing measures against both permanent and maliciously injected faults. The simulations are done in Vivado and the design is implemented using Xilinx Artix-7 FPGA family. Simulation and implementation results show that the schemes have acceptable overheads with high error coverage for resource-constrained applications. We would like to emphasize that efforts in this paper would be a step-forward towards considering error detection capabilities as a design factor.

ACKNOWLEDGMENTS

The authors would like to thank the reviewers for their useful comments throughout the review process. This work was supported by the U.S. Federal Agency Award from the U.S. Department of Commerce, National Institute of Standards and Technology (NIST) under Grant 60NANB20D013.

REFERENCES


TABLE 8. FPGA implementation results for the nonlinear 7-bit S-Box and WGP of WAGE cipher with the proposed error detection schemes on Artix-7 FPGA Device xc7a200tfbv484-3.

<table>
<thead>
<tr>
<th>WAGE Architecture</th>
<th>Area (Slice)</th>
<th>Power (mW)</th>
<th>Delay (ns)</th>
<th>Thr.’put (Gbps)</th>
<th>Efficiency (Mbps/Slices)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic gate -based</td>
<td>Original</td>
<td>743</td>
<td>150</td>
<td>8.890</td>
<td>19.378</td>
</tr>
<tr>
<td>w/ One-bit</td>
<td>819 (10.22%)</td>
<td>152 (1.32%)</td>
<td>11.582 (30.28%)</td>
<td>11.055 (23.22%)</td>
<td>13.498 (30.34%)</td>
</tr>
<tr>
<td>w/ Interleaved</td>
<td>938 (26.24%)</td>
<td>152 (1.32%)</td>
<td>11.645 (30.99%)</td>
<td>10.992 (23.65%)</td>
<td>11.719 (39.52%)</td>
</tr>
<tr>
<td>LUT - based</td>
<td>Original</td>
<td>336</td>
<td>151</td>
<td>11.586</td>
<td>32.880</td>
</tr>
<tr>
<td>w/ One-bit</td>
<td>384 (14.28%)</td>
<td>152 (0.66%)</td>
<td>11.863 (2.39%)</td>
<td>10.790 (2.34%)</td>
<td>28.099 (14.54%)</td>
</tr>
<tr>
<td>w/ Interleaved</td>
<td>385 (14.58%)</td>
<td>152 (0.66%)</td>
<td>14.076 (21.49%)</td>
<td>9.093 (17.70%)</td>
<td>23.618 (28.17%)</td>
</tr>
</tbody>
</table>